FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

TSE MAC(10/100 Mbps) with Marvell 88E1111 PHY in MII mode

MMuth8
Beginner
261 Views

Hi,

 

Anyone has working setup for TSE MAC(10/100 Mbps) with Marvell 88E1111 PHY in MII mode.

 

1) Can rx_clk, tx_clk from PHY be directly connected to "receive_clock_connection, transmit_clock_connection" in tse_mac(qsys)?

2) Can "pcs_mac_rx_clock_connection, pcs_mac_tx_clock_connection" in tse_mac(qsys) be left unconnected?

 

Thanks

0 Kudos
1 Reply
Deshi_Intel
Moderator
126 Views

HI,

 

I think you get the clocking concept in the reverse order.

 

  1. receive_clock_connection (ff_rx_clk) transmit_clock_connection (ff_tx_clk) is referring to FPGA core logic avalon ST interface clock that normally source from FPGA PLL or from external clock source
  2. pcs_mac_rx_clock_connection (rx_clk), pcs_mac_tx_clock_connection (tx_clk). These are the clock that byright should be connected to external PHY chip.

 

You can refer to TSE user guide doc page 54 onwards, 4.1.13. Connecting MAC to External PHYs for the connection diagram.

 

I also found one TSE reference design that you can checkout as reference

 

Thanks.

 

Regards,

dlim

Reply