FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5949 Discussions

TSE_MAC interfacing with Marvell 88E6185 switch

Altera_Forum
Honored Contributor II
815 Views

Hi, 

 

I am using Altera TSE_MAC to interface Marvell 88E6185 through GMII. I can not get any communication going. I have changed tse's driver but the TSE_MAC command configuration register's soft_reset bit, set by tse driver, was never cleared by PHY. I'm wondering Altera's TSE IP will ever work with Marvell 88E6185? 

 

Any suggestions are more than welcome. Thanks in advance. 

David Zhou
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
98 Views

IIRC the soft_reset bit isn't cleared by the PHY, but by the TSE itself. Usually when it doesn't reset by itself, it means it isn't receiving one of the clocks on the GMII. Check that the TSE is receiving valid tx and rx clocks.

Altera_Forum
Honored Contributor II
98 Views

Daixiwen, 

 

Thank you. I'll check that.
Reply