FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

TSE_MAC interfacing with Marvell 88E6185 switch

Altera_Forum
Honored Contributor II
‎02-11-2013 08:46 PM
1,374 Views

Hi, 

 

I am using Altera TSE_MAC to interface Marvell 88E6185 through GMII. I can not get any communication going. I have changed tse's driver but the TSE_MAC command configuration register's soft_reset bit, set by tse driver, was never cleared by PHY. I'm wondering Altera's TSE IP will ever work with Marvell 88E6185? 

 

Any suggestions are more than welcome. Thanks in advance. 

David Zhou
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-12-2013 08:29 AM
657 Views

IIRC the soft_reset bit isn't cleared by the PHY, but by the TSE itself. Usually when it doesn't reset by itself, it means it isn't receiving one of the clocks on the GMII. Check that the TSE is receiving valid tx and rx clocks.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎02-12-2013 03:01 PM
657 Views

Daixiwen, 

 

Thank you. I'll check that.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.