FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

TSE half duplex back pressure

Altera_Forum
Honored Contributor II
‎01-21-2009 07:08 AM
1,024 Views

I'm using TSE core in 10/100 half duplex condition as well as full duplex. The ieee doesn't stipulate on how flow control is done for half duplex, but it seems ordinary done by sending jam pattern. Unfortunately the core doesn't provide users to the way to issue jam pattern. Does someone has any good idea to manage flow control with TSE core? 

 

Thanks,
0 Kudos

Link Copied

0 Replies
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.