FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6061 Discussions

TSE half duplex back pressure

Altera_Forum
Honored Contributor II
864 Views

I'm using TSE core in 10/100 half duplex condition as well as full duplex. The ieee doesn't stipulate on how flow control is done for half duplex, but it seems ordinary done by sending jam pattern. Unfortunately the core doesn't provide users to the way to issue jam pattern. Does someone has any good idea to manage flow control with TSE core? 

 

Thanks,
0 Kudos
0 Replies
Reply