FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5887 Discussions

Test Pattern Generator Walkthrough

Altera_Forum
Honored Contributor II
796 Views

Can someone please walk me through how to create a project(preferably for the de3 with terasic DVI daughter card) that simply sets up the output of the tpg to a cvo?  

 

Preferred setup: 

 

1920x1080p60 

 

The CVO is going to be set up on a system with a Nios processor 

 

Any help is appreciated!
0 Kudos
0 Replies
Reply