Test Pattern Generator ( from VIP Suite ) seems not to be functioning normally.

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Test Pattern Generator ( from VIP Suite ) seems not to be functioning normally.

947 Views

Test Pattern Generator ( from VIP Suite ) seems not to be functioning normally in Quartus 12.1 sp1.

If generated by MegaWizard it does not produce a valid VHD.

The compilation results in "Error (12007): Top-level design entity "TPG" is undefined".

In the same way I tried Clocked Video Output ( also from VIP Suite ). Its OK.

Does it seem to be a bug in Test Pattern Generator or am I missing smth?

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.