FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5885 Discussions

Test Pattern Generator ( from VIP Suite ) seems not to be functioning normally.

Altera_Forum
Honored Contributor II
‎04-12-2013 04:28 PM
767 Views

Test Pattern Generator ( from VIP Suite ) seems not to be functioning normally in Quartus 12.1 sp1. 

If generated by MegaWizard it does not produce a valid VHD. 

The compilation results in "Error (12007): Top-level design entity "TPG" is undefined". 

 

In the same way I tried Clocked Video Output ( also from VIP Suite ). Its OK. 

 

Does it seem to be a bug in Test Pattern Generator or am I missing smth?
multiple-attachments.zip
0 Kudos

Link Copied

0 Replies
Reply

For more complete information about compiler optimizations, see our Optimization Notice.