FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

The Use of Seriallite II protocol in Arria II GX series

shan039031
Beginner
219 Views

Regarding the use of the Seriallite II protocol in hardware: The chip we use is the EP2AGX65DF29C6N of the Arria II GX series. When using quartus II to allocate the pins, it is not clear how the input and output of the Seriallite II IP core should be connected to the chip pins.

 

Regarding the pin connection, the specific problem is this: On the SLII IP, there are data input and output pins, such as rxin, txout, rxrdp_dat[], txrdp_dat[], etc., as well as some other signal pins (with bsf attached). 

 

And on the FPGA chip we use (with pin diagram attached), there are ten banks, of which there are two GXB banks, divided into general purpose I/O, high-speed differential I/O, high-speed differential I/O with DPA, and we also want to use LVDS.

 

Therefore, we want to find out which bank or IO port these signals on the SLII IP should be connected to, and whether you have any other opinions and suggestions on the use of LVDS in this process.

 

Hereby ask for help, hoping to solve the problem.

0 Kudos
4 Replies
EngWei_O_Intel
Employee
200 Views

Thanks for your request.

 

Can you check if pin connection guideline doc may help?

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/arria-ii-gx/pcg-01007.pd...

 

And also you can refer to pinout list below on definition of each pin:

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

 

Thanks.

Eng Wei

shan039031
Beginner
190 Views

Thank you for your reply.

 

I have read the two documents you sent. They are all about FPGAs, but our problem is mainly that we want to use the Seriallite II IP core and cannot confirm the connection between the signal and the FPGA pins. We are worried that the chip will be damaged during use, So I want to ask the engineer for confirmation.

 

Looking forward to your reply.

EngWei_O_Intel
Employee
173 Views

Hi there

If we look at section "Differential I/O Pins" on page 5,6 of https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/dp/arria-ii-gx/pcg-01007.pd...

it mentioned the pin convention for either true LVDS transmitter/receiver, then from the pin list files in this link (choose your used device):

https://www.intel.com/content/www/us/en/programmable/support/literature/lit-dp.html

look for the pin location that mapping the pin convention. 

 

Let me know if you have further question.

 

Thanks.

Eng Wei

 

 

EngWei_O_Intel
Employee
97 Views

Hi there

 

We do not receive any response from you to the previous reply that have been provided. This thread will be transitioned to community support. If you have a new question, feel free to open a new thread to get the support from Intel experts. Otherwise, the community users will continue to help you on this thread. Thank you.

 

Eng Wei

Reply