There is problem in using Avalon MM Master read - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

There is problem in using Avalon MM Master read

994 Views

I try to use avalon MM Master read.

But there is one problem.

"master_read" output can not be one.

I attach two figure.

One is modelsim wave test and the other is avalon MM Master setting.

Thank you!

http://www.alteraforum.com/forum/attachment.php?attachmentid=12393&stc=1

http://www.alteraforum.com/forum/attachment.php?attachmentid=12394&stc=1

Link Copied

1 Reply

181 Views

and do you also have the implementation? Seems that your signals gets assigned in a wrong way, which leads to an undefined state...

Copy link

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.