Timing closure for bonded (PMA + PCS bonded) between tx_clkout ports

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Timing closure for bonded (PMA + PCS bonded) between tx_clkout ports

1,034 Views

I have an issue with closing timing when using a Stratix 10 Native PHY in bonded mode using PMA+PCS (or PMA only) bonding. I have a signal that I would like to use between the multiple tx_clkout domains, but TimeQuest reports a large skew between the two clocks. Should there be a multicycle path constraints between these domains, or is it not possible to have a signal between the domains without synchronizers? By the way, I'm using the Standard PCS with 8b/10b disabled and require LowLatency/Low Skew between lanes (JESD204B implementation). The same implementation in Arria10 did not have this issue.

Thanks,

Matt

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.