FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6421 Discussions

Timing closure for bonded (PMA + PCS bonded) between tx_clkout ports

Honored Contributor II

I have an issue with closing timing when using a Stratix 10 Native PHY in bonded mode using PMA+PCS (or PMA only) bonding. I have a signal that I would like to use between the multiple tx_clkout domains, but TimeQuest reports a large skew between the two clocks. Should there be a multicycle path constraints between these domains, or is it not possible to have a signal between the domains without synchronizers? By the way, I'm using the Standard PCS with 8b/10b disabled and require LowLatency/Low Skew between lanes (JESD204B implementation). The same implementation in Arria10 did not have this issue. 




0 Kudos
0 Replies