- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hello,
I am going to construct CPRI PHY by using the transceiver PHY IP Core from Altera. When I investigate the clock structure of the system, I take the CPRI IP Core from Altera as my reference. My question is, if I need to support CPRI Slave mode, it seems that I can only choose Native PHY IP Core because only it can separately expose the cdr_ref_clk, i.e. RX CDR reference clock, to the developer. Other transceiver PHY IP Core all connect the RX CDR reference clock to the TX CMU reference clock. Is there any method to use other transceiver PHY IP Cores for CPRI Slave mode, for instance, Deterministic Latency PHY IP Core or Custom PHY IP Core? Best regards, PeterLink Copied
0 Replies
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page