FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

Transceivers in Cyclone-10

amildm
Valued Contributor I
838 Views

Hello,

 

Besides the Transceivers User Guide (see the link below), are there any additional docs like Programmer Guide, etc?

https://www.intel.com/content/www/us/en/docs/programmable/683054/20-1/transceiver-phy-overview.html

 

Where can I see the address map of the Transceiver's registers?

 

Thank you!

0 Kudos
1 Solution
Kshitij_Intel
Employee
795 Views

Hi,


Please find the register map excel sheet in the below link.


https://www.intel.com/content/www/us/en/docs/programmable/683054/20-1/transceiver-register-map.html


Also, I am attaching the register map excel sheet.


Thank you

Kshitij Goel


View solution in original post

3 Replies
amildm
Valued Contributor I
821 Views

Any response? Any Programmer Guide for configurations the PLL's in the Transceivers?

 
 

 

 

0 Kudos
Kshitij_Intel
Employee
796 Views

Hi,


Please find the register map excel sheet in the below link.


https://www.intel.com/content/www/us/en/docs/programmable/683054/20-1/transceiver-register-map.html


Also, I am attaching the register map excel sheet.


Thank you

Kshitij Goel


Kshitij_Intel
Employee
748 Views

Hi,


As we do not receive any response from you on the previous answer that we have provided. Please login to ‘https://supporttickets.intel.com’, view details of the desire request, and post a response within the next 15 days to allow me to continue to support you. After 15 days, this thread will be transitioned to community support. The community users will be able to help you on your follow-up questions.


Thank you

Kshitij Goel


0 Kudos
Reply