FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5950 Discussions

Triple-Speed register configuration

Altera_Forum
Honored Contributor II
817 Views

Hi all. I'm using tse single port rgmii arria v gx project (AN647) and configure command_config register fields via tcl scripts. Is there a possibility to configure this register in project, to avoid doing this every time after programing FPGA? 

 

 

Thanks for your time.
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
85 Views

Hi,Andrey13! Can you tell me how to configure register with tcl scripts? The user guide says: 

"At the minimum, you must 

configure the following functions: 

• Primary MAC address (mac_0/mac_1) 

• Enable transmit and receive paths (TX_ENA and RX_ENA bits in the 

command_config register)" 

But I don't know how to write these registers. 

Anything can help! 

Best wishes!
Altera_Forum
Honored Contributor II
85 Views

Hi, siepha. You must connect your board with JTAG interface. Then go to Qsys -> Tools -> System Console. Set the root directory with your tcl scripts "cd C:/.../sc_tcl". Then run config.tcl "source config.tcl". Good luck!

Reply