- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
hellowhen I use True dual port ram with two inputs and two outputs, if the two inputs insert different values ​​in different memory locations in the two outputs I see only the values ​​for the first entry. the two write enable is activated at the same time for both inputs. What could be the problem?
Link Copied
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Try using signaltap to look at the actual signals involved.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks
problem solved- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
I have another question. In true dual port ram when I have two inputs, two outputs and two addresses if I create a Ram with size of 2048 bits. The size of the RAM will be the first entry for 2048 and 2048 for the second input?
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
yes, the ram is common to both ports so the size is the same for both sides if the data port widths are the same. Obviously, if one side A has a Dwidth of 8 and B is 16, then AddrWidth A will be 1 bit larger than AddrWidth B.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
thanks for the reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
In true dual port Ram signals that are not used, during the synthesis, are not considered or are considered and put such high impedance?

- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page