- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Hi,
In one of our CIII board, we need to use 88E1111. My question is: do we need to make sure the length of all data line(TXD, RXD) are the same in order to achieve maximum data rate? How about control lines? Thanks and Best regards, KevinLink Copied
2 Replies
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
"the same in order" sounds reasonable. Check the chip specification for tolerable delay skew with either GMII or RGMII interface and calculate the setup and hold margin depending on the FPGA side of the interface. I would expect, that a trace length difference up to 1-2" can be tolerated in most designs.
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
you can consultant vendor.

Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page