Using internal AES engine on cyclone V

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Using internal AES engine on cyclone V

1,008 Views

Hi Everyone,

I have recently read the article regarding security features on altera device and leared the method to burn the device non volotile key to allow encrypted jic file on a active serial interface. In this method the fpga uses an internal aes 256 bit machine for configurarion process.

I was wondering if i can use the aes machine that exists with the same non volotile key to encrypt / decrypt data other than the configuration file for example to encrypt informarion transferred between 2 fpga's.

Would appreciate your help

Pini. S

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.