FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5745 Discussions

V-Series Avalon-MM DMA Interface PCI-E MSI example

Honored Contributor I

Dear All, 


I need some example project for implementing MSI / MSI-X for "V-Series Avalon-MM DMA Interface" IP core. 


My status is: 



  1. I was using Avalon-MM Cyclone V HIP for PCI-Express, and familiar with legacy interrupt a few years ago. 

  2. Now, There is a niche requirement asking me to use the DMA interface, but by the meanwhile open a low-speed channel to report certain events back to the host. 

  3. I am looking at implementing MSI (which is new to me). 



The issue is I am missing the correct direction for the documents. The MSI knowledge on the IP core user guides and application notes are rarely mentioned. 


So, can anyone point me a right direction for implementing MSI Interrupt for "V-Series Avalon-MM DMA Interface" 


Plus, in the QSys, I saw the IP exported most MSI signals as conduits, except "MsiControl_o[15:0]" Can anyone tell me how to make it "show-up"? 


Thanks and Regards, 

Xu Li 





0 Kudos
1 Reply
Honored Contributor I

A quick follow up: Thanks to Jeff, the link below helps a lot with PCI-E MSI and MSI-X: