VHDL Code Generation and Design Partitions

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

VHDL Code Generation and Design Partitions

943 Views

Hello,

I try to work with design partitions in Quartus. The VHDL code is generated with DSP Builder 10.1 SP1. The problem is that DSP Builder always generates different VHDL code, even when nothing changes in DSP builder design. After that Quartus wants to recompile that code which makes usage of design partitions pointless.

So how to work with design partitions and DSP Builder ?

P.S.

I have one big design in DSP Builder and don't want to break it up in many design files.

Best Regards

Link Copied

0 Replies

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.