FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5988 Discussions

VHDL Code Generation and Design Partitions

Altera_Forum
Honored Contributor II
836 Views

Hello, 

I try to work with design partitions in Quartus. The VHDL code is generated with DSP Builder 10.1 SP1. The problem is that DSP Builder always generates different VHDL code, even when nothing changes in DSP builder design. After that Quartus wants to recompile that code which makes usage of design partitions pointless.  

 

So how to work with design partitions and DSP Builder ? 

 

P.S.  

I have one big design in DSP Builder and don't want to break it up in many design files.  

 

Best Regards
0 Kudos
0 Replies
Reply