FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6598 Discussions

VIP Frame Buffer/Deinterlacer base address parameters

Altera_Forum
Honored Contributor II
‎12-01-2014 10:40 PM
1,330 Views

Hi gents, 

I am some confused with base address parameter of Frame Buffer/Deinterlacer IP core. SDRAM controller have 64bit data width and 25-bit address width on avalon side. Frame Buffer/Deinterlacer also set to 64 bit data width. I have two frame buffers and one deinterlacer connected through the MM_bridge with following parameters : data width 64 bit, address width 25 bit, address units - words. So, should I specify base adress offset in bytes or in 64-bit words? I'm trying to optimize memory usage and faced with picture overlapping if I set offsets in 64 bit words. 

 

Regards, 

Sergey Burenkov
0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎12-02-2014 02:18 AM
525 Views

The base address is in bytes.

0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎12-02-2014 07:57 AM
525 Views

Thanks, Ted!

0 Kudos
Copy link
Reply

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.