FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6356 Discussions

VIP Frame_Reader, Clocked Video IP Spec's

Altera_Forum
Honored Contributor II
‎02-27-2016 12:00 AM
1,699 Views

Hi Guys, 

 

I have a question regarding the Frame-Reader and the Clock Video IP spec’s: 

 

  • What do they mean by the Maximum Image Width and Height? Does that mean active (visible) plus inactive (sync, blanking, ect.)? 

     

  • What do they mean by Active pixels/Lines (in the case of the Clocked-Output IP) does that include only visible pixels/lines? 

 

Thanks, 

S. 

0 Kudos

Link Copied

2 Replies
Altera_Forum
Honored Contributor II
‎02-29-2016 05:30 AM
990 Views

It is for both questions: 

 

Only ACTIVE Pixels/Lines are meant by the IPs. 

 

Normally the Clocked-Video-Input cuts the blanking, so that you have only active pixel in the pipeline. If you have go pass another "standard-video-route" the Clocked-Video-Output inserts the blanking again...
0 Kudos
Copy link
Altera_Forum
Honored Contributor II
‎03-01-2016 08:30 PM
990 Views

Thank you very much !!!

0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.