FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

VIP Framebuffer locked rate support: Howto setup?

JHerz
Beginner
1,313 Views

If locked framerate is enabled in the framebuffer IP core, locked framerate may be controlled through registers Input Frame Rate and Output Frame Rate. These registers have an impact on frame dropping and frame repeating which lastly controls the resulting framerate.

 

But nowhere I can find information of how to to it exactly. Assuming that the value Input Frame Rate is N I can imagine that maybe every Nth frame is dropped. And Output Frame Rate may work accordingly with frame repetition.

 

Can someone give me a hint on that?

 

0 Kudos
2 Replies
Deshi_Intel
Moderator
159 Views

Hi JHerz,

 

You can refer to VIP user guide doc chapter 16.6 (table 64) for detail.

  • Register 10 (Input Frame Rate) = x
  • Register 11 (Output Frame Rate) = y
  • Where x and y represent number in Hz.

 

Below is VIP user guide doc link and attached is table 64 screenshot pic

 

Thanks.

 

Regards,

dlim

 

JHerz
Beginner
159 Views

Hi dlim,

 

thanks for your quick response! I am working with Quartus version 16.1 - so I stick mainly to its documentation and this application example does not exist in this version.

 

I took a short look in 18.1 documentaion but did not look carefully enough.

 

Regards,

Johannes

 

Reply