FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5878 Discussions

VIP Scaler II 12.0 register map

Altera_Forum
Honored Contributor II
766 Views

So the 12.0 VIP Suite User Guide appears to have lagged the 12.0 product release, which is unfortunate as the Scaler II register map has changed in this release. In case anybody is interested in using this before the docs catch up I have uploaded a couple of word documents that briefly describe the changes and hopefully give enough info to use the core.

0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
87 Views

Thank you, 

 

Is there a referance S/W code for the ScalerII 12.0? 

 

BR,
Altera_Forum
Honored Contributor II
87 Views

The reference SW code for the 12.0 Scaler II is available as part of the UDX5 reference design that is available to download. If you have any trouble getting hold of this I can dig out a copy and post it here. 

 

Also, I forgot to add before that the control register (address 0 in the register map) now also enables and disables the edge adaptive features of the Scaler II at runtime. Bit 0 of the control register is still the master 'go' bit as before, but now bit 1 enables and disables the edge adaptive coefficient selection and bit 2 enables and disables the edge adaptive sharpening.
Altera_Forum
Honored Contributor II
87 Views

Thank you very much. 

I will try to download.
Reply