FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

VIP-Suite: Clocked_Video_In-Registers

Altera_Forum
Honored Contributor II
777 Views

Hi, 

I'm using the VIP-Suite on Bitec's CycloneIII-Video-Dev.-Kit. and the Bitec HSMC DVI daughter card. Video source is a conventional PC with a resolution of 1920x1080p@60Hz. Although the input (and output) of the video is running without problems, reading the registers of the clocked video input is non-satisfying. E.g. reading the resolution of the video-source shows ever-changing values. Sometimes - it depends on analysis and fitter - it works, but not often. Who can help? 

 

Best Regards 

 

Mark
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
80 Views

Hi,  

 

As far as I have worked, the resolution register will display the value which is actually coming from the HW board irrespective of what is set by software. If it is fluctuating may be the resolution on the HW is changing dynamically. I tested that by setting different resolution in SW and use different resolution in HW. And the actual value read in the register was that from the HW. 

 

Also there is a sample SW example to read the registers if it can help 

 

Regards 

Sneha
Reply