FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

VIP Suite Frame Buffer issue

Altera_Forum
Honored Contributor II
802 Views

Hi,  

 

I'd like to use the Frame Buffer function in a simple design :  

 

Clocked Video Input -> Frame Buffer -> Clocked Video Output 

And it doesn't work (black screen). 

 

I tried this design before :  

CVI -> CVO 

and it works. 

 

I looked with SignalTap the signals between the CVI and the FB and nothing happened. 

 

Can anyone explain me how to resolve this problem, please? 

 

Thanks 

 

Dath
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
108 Views

use the loop through design from bitec

Reply