FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5750 Discussions

VIP Suite - Mixer II background layer

Altera_Forum
Honored Contributor I
791 Views

According to the Video and Image Processing Suite User's Guide, the Mixer II component includes a built-in test pattern generator for the background layer. However, there is very little explanation regarding how to setup and/or control the background layer for this module. 

 

In my application I wish to simply overlay one or more images onto a black background and I need to be able to dynamically specify the size of the background image. I see x/y offsets and enable fields for four layers in the Mixer II register set but I do not see any registers related to the background layer. Is the size of the background layer fixed at compile time? What am I missing here? 

 

Michael
0 Kudos
2 Replies
Altera_Forum
Honored Contributor I
98 Views

Yes, the background layer should be fixed during compile time. What you can change during run time is the foreground layer setting.

Altera_Forum
Honored Contributor I
98 Views

It appears that with the release of Quartus Prime 15.1 Altera has added height and width registers to the Mixer II, allowing the background image size to be dynamically changed. This should make the Mixer II a viable option for multi-format designs, where before it was limited to a single resolution that was set at compile time. Good move, Altera. 

 

Michael
Reply