FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

VIP format

Altera_Forum
Honored Contributor II
787 Views

hello there, Happy new year. 

 

I am studying VIP suite and avalon-ST stream data. 

 

as far as I read data format of Video stream of VIP suite, it describes only one pixel ( at most ). 

you can specify bit-width, but still for one-pixel. 

I tested with test-pattern-generator core. 

 

I want to send paralleled data, via avalon-ST. 

 

I do know I can send multiple bit data via avalon-ST as many as I want. 

but I am wondering if those data are illegal as VIP suite format. 

 

could somebody give me a hint?
0 Kudos
3 Replies
Altera_Forum
Honored Contributor II
65 Views

It should not be illegal, but in my mind no VIP-Suite Core supports streaming-transfers with more than one pixel per clock.

Altera_Forum
Honored Contributor II
65 Views

thanks Taz1984. 

 

I understand it. 

I think I have to make whole IP's by my self.
Altera_Forum
Honored Contributor II
65 Views

HI akira! 

Did you try 14.0 version VIP? As I can see in description, most IP cores supports up to 4 pixels in parallel instead of 1 pixel for 13.1 version.
Reply