FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

VIP interlacer block

Altera_Forum
Honored Contributor II
830 Views

Has anyone been successful in creating 1080i output from the Clocked Video Output -block with external syncs? 

 

I've been trying to build several simple test interface systems consisting of a test pattern generator and CVO block configured as 1080i60 interlaced with trial-and-error setting of timing parameters. I've also used the Interlacer megafunction with a 1080p signal feeding it from a TPG.  

There doesn't seem to be any documentation regarding the proper timings values and just by looking 1080i timings from CEA861 is confusing as it says the second field starts at the middle of the line number 563. There doesn't seem to be a way to use 563.5 lines.. 

 

Anyone with any insight?
0 Kudos
0 Replies
Reply