FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

VIP switch clocking

Altera_Forum
Honored Contributor II
812 Views

I'm using the VIP Switch and am starting to have trouble controlling it correctly. After some digging I noticed that the Switch block only has a single clock despite having both a MM and ST interfaces. We recently bumped up our MM bus speed after which we noticed the lack of control. 

 

Is the control interface to the Switch running on the ST clock? (This would be hidden in the reference designs since the video clock drives the CPU as well.) Or is the clock supposed to be connected to the CPU clock and not the ST clock because the block is a transparent switch? The documentation is unclear as to which clock it is.
0 Kudos
0 Replies
Reply