FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

What is the IP core?

Altera_Forum
Honored Contributor II
787 Views

Hello. 

 

I would like to know, what is the IP core that is named “10G GFEC RS(255, 239) MegaCore”. 

 

I have not find this core by the search. 

I’ve found only such IP core description by Google and Altera search: 

http://www.altera.com/literature/po/ss-rsgfec.pdf (http://www.altera.com/literature/po/ss-rsgfec.pdf

 

Are they the same? If yes (or no), how can I get the detailed description of “10G GFEC RS(255, 239) MegaCore”? 

 

Thank you in advance for answers.
0 Kudos
4 Replies
Altera_Forum
Honored Contributor II
75 Views

I think its a FEC(forward error correction) core with ReedSolomon Decoder. This core is integreted with 10G ethernet (PCS)

Altera_Forum
Honored Contributor II
75 Views

Thank you for answer. 

 

Of course, this is FEC, RS(255, 239). 

I don't sure that it is integrated with 10G Ethernet, because there are several 10G interfaces with and without FEC support... 

 

So I would like to receive exact description of the core.
Altera_Forum
Honored Contributor II
75 Views
Altera_Forum
Honored Contributor II
75 Views

Reed Solomon II is a configurable core. 

 

RS(255, 239) means that it is fixed core for encoding/decoding Reed Solomon (255, 239) codes.
Reply