FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6359 Discussions

Where is the documentation for the AvalonST-powered NCO IP for the Cyclone IV (the only nco available on the c4)?

MMorr23
Beginner
437 Views

Only this very incomplete document exists to my knowledge: https://www.intel.com/content/www/us/en/programmable/documentation/hco1421694900164.html#dmi1414156012028

 

It does not describe the packet construction for communication. I actually think it is a wrong document -- it is for the cyclone5 version that doesnt use this strange Avalon interface. Although a generated testbench gives a structure for the interface, I have no idea how to use this AvalonST (itself poorly documented) system to start the NCO. Where is the example code??

 

Am I missing something? Is there an easier way to communicated with this NCO component?

0 Kudos
2 Replies
CheePin_C_Intel
Employee
343 Views

Hi,

 

As I understand it, this is the only NCO IP user guide available. Sorry for the inconvenience if there is any confusion. Please allow me some time to further look into this and get back to you. Please ping me if you do not hear back from me by end of the week.

0 Kudos
CheePin_C_Intel
Employee
343 Views

Hi,

 

Really sorry for the delay. I might have overlooked this. For your information, Avalon ST standard is a generally used interface in our IP which defines data transfer from a source interface to a sink interface. For further details of the interface specs, you may refer to the following Avalon Interface Specs doc:

 

https://www.intel.com/content/dam/www/programmable/us/en/pdfs/literature/manual/mnl_avalon_spec.pdf

 

Sorry for the inconvenience.

0 Kudos
Reply