Why can PLL + LPDDR2 compile success in Quartus 17.1, but fail in 13.1? - Intel Community

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

Why can PLL + LPDDR2 compile success in Quartus 17.1, but fail in 13.1?

592 Views

Device：5CEBA4U15I7N

The reference clk of lpddr2 is connected to the output of pll, the project can compile success in 17.1 but failed in 13.1.

Error: Failed to find PLL reference clock.

Link Copied

1 Reply

483 Views

Hi sir,

Probably it is due to an issue for that old version. The 13.1 obsolete quartus version is obsoleted. Please use newer version.

Copy link

Community support is provided Monday to Friday. Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.