FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6021 Discussions

Why can PLL + LPDDR2 compile success in Quartus 17.1, but fail in 13.1?

TGao
Beginner
212 Views

Device:5CEBA4U15I7N

The reference clk of lpddr2​ is connected to the output of pll, the project can compile success in 17.1 but failed in 13.1.

 

Error: Failed to find PLL reference clock.微信图片_20200211162315.png

0 Kudos
1 Reply
BoonT_Intel
Moderator
103 Views

Hi sir,

Probably it is due to an issue for that old version. The 13.1 obsolete quartus version is obsoleted. Please use newer version.

Reply