FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5914 Discussions

Why does the auto precharge input signal disappear in Qsys for the DDR3 memory controller IP block when Hard Memory Interface is enabled?

JWils26
Beginner
873 Views

The enable Auto-Precharge Control option remains selected, but if you change between not using the Hard interface to using it, the signal is no longer present in Qsys. This is targeting a Cyclone V SoC, IP is the DDR3 SDRAM Controller with UniPHY Intel PFGA IP.

0 Kudos
1 Reply
NurAida_A_Intel
Employee
145 Views

Hi JWils26,

 

Unfortunately hard memory controller doesn't support auto-precharge control and won't enable "local_autopch_req" as shown in attachment.

 

You can consider to use regular soft memory controller that support auto-precharge control (uncheck hard memory interface) option in DDR3 UNIPHY IP.

 

I am really sorry for any inconvenience cause.

 

Thanks

 

Regards,

NAli1

 

autoprecharge.png

 

Reply