FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5795 Discussions

Why is the HPS EMAC Interface splitter emac_tx_reset input associated with the emac_gtx_clk?

JWils26
Beginner
821 Views

The emac_rx_reset is associated with the emac_rx_clk as one would expect, so why is the tx_reset not associated with the tx_clk? I traced it through the code and it is not clear why it would be like this.

0 Kudos
3 Replies
Fawaz_J_Intel
Employee
172 Views
Hello, can you please share with me the piece of code that you have found? thanks
JWils26
Beginner
172 Views

In the altera_hps_emac_interface_splitter_hw.tcl file:

 

 

# connection point emac_tx_reset

add_interface emac_tx_reset reset end

set_interface_property emac_tx_reset associatedClock emac_gtx_clk

set_interface_property emac_tx_reset synchronousEdges DEASSERT

set_interface_property emac_tx_reset ENABLED true

 

add_interface_port emac_tx_reset rst_tx_n_o reset_n Input 1

Fawaz_J_Intel
Employee
172 Views
Thank you very much for your sharing, I will go through that with my internal team and reply to you ASAP. Thanks
Reply