FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

a5,hard ip of pcie,how connect perstn?

Altera_Forum
Honored Contributor I
1,087 Views

the perstn from pc mother board`s pcie slot is not connect to the dedicated io pin of arria5, when fit, error report.how can i fix it?

0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
93 Views

The perstn from motherboard needs connect to pin_perst of pcie core. 

If the Arria V FPGA has 2 PCIe cores, each PCIe core instance has its own pin_perst signal. You 

must connect the pin_perst of each Hard IP instance to the 

corresponding nPERST pin of the device. These pins have the 

following locations: 

- NPERSTL0: bottom left Hard IP block 

- NPERSTR0: bottom right Hard IP block
Reply