FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

about fft ip core

Altera_Forum
Honored Contributor II
1,994 Views

I'v read the document about the fft ip core(ug_fft.pdf), the document says "For single engine output FFT/IFFTs, there is an additional factor of Q and the shift must be 

2-exponent – Q, where Q = 1 for an even power of 2 and Q = 2 for an odd 

power of 2." 

I don't know how to choose the value of Q for the single engine output FFT 

or what's the meaning of "where Q = 1 for an even power of 2 and Q = 2 for an odd 

power of 2" 

For example , 

1)if I use 1024 point single engine FFT and the output of exponent scaling values is -11. 

Should I choose Q=1? and the shift will be 2^10? 

2)if I use 512 point single engine FFT and the output of exponent scaling values is -11. 

Should I choose Q=2? and the shift will be 2^9?
0 Kudos
8 Replies
Altera_Forum
Honored Contributor II
685 Views

Sounds like it should be this way... 

 

512 points = 2^9 exponent points, therefore: 

=> exponents = 9 

=> Q = 2 

Therefore, shift amount = 2^(-exponent-Q) = 2^-11 

 

1024 points = 2^10 points, thherefore: 

=> exponents = 10 

=> Q = 1 

Therefore shift amount is also 2^-11
0 Kudos
Altera_Forum
Honored Contributor II
685 Views

Also another good place to check out the scaling scheme is AN Application Note# 404. In fact I was able to use that Application note to create a unity gain example. (The design, built in 6.1, should be up somewhere on the forum.)

0 Kudos
Altera_Forum
Honored Contributor II
685 Views

Can somebody provide a simple example of how to use Altera's FFT IP core?

0 Kudos
Altera_Forum
Honored Contributor II
685 Views

Here is a FFT example (with DSP Builder) that I did a while back (back in 6.1), to test out the block floating point equation. Hope this helps...

0 Kudos
Altera_Forum
Honored Contributor II
685 Views

Thanks for the quick reply. But what am I supposed to do with it?

0 Kudos
Altera_Forum
Honored Contributor II
685 Views

Do u have DSP Builder (version 6.1)? If u do... then u simply need to bring up the model and reinstantiate all the megacores. If you don't have DSP Builder v6.1, then I suppose you can just look at the sample test bench. That should give you some hints regarding the FFT core...

0 Kudos
Altera_Forum
Honored Contributor II
685 Views

Is the DSP builder part of Quartus II or Nios II IDE? I have the Quartus II and Nios II IDE.

0 Kudos
Altera_Forum
Honored Contributor II
685 Views

It is really a separate platform that is built on top of Simulink/Matlab. DSP Builder calls Quartus from the back end... You can probably find more info on DSP Builder on Altera website: http://www.altera.com/products/software/products/dsp/dsp-builder.html

0 Kudos
Reply