FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
The Intel sign-in experience has changed to support enhanced security controls. If you sign in, click here for more information.
6162 Discussions

alt_avalon_sgdma_do_async_transfer() :

Altera_Forum
Honored Contributor II
851 Views

Hi All , 

What would be the offset of descriptor_base – base address of the dispatcher descriptor slave port ? 

The offset of this address goes undocumented in REGISTER MAP section of ug_embedded_ip.pdf chap 25 or i may be missing it ?? 

 

 

Thanks, 

John
0 Kudos
0 Replies
Reply