alt2gxb: pll_locked keeps low

FPGA Intellectual Property

PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

alt2gxb: pll_locked keeps low

846 Views

basic mode

refclk 50M diven by input pin

primary data rate:1000M

serial loopback.

reset flow: gxb_powerdown->when pll_locked->deassert tx_digitalreset and rx_analogreset.....

the project can work well last week either in loopback mode or not.

but today, the serdes can not work, I found the reason is that trasmitter PLL can not lock, the pll_locked signal keeps low.

is it a Quartus's IP bug? 9.1 sp1:confused:

regards.

Link Copied

0 Replies

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.