FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6563 Discussions

altera_eth_1588_tod IP

evyatar
Beginner
313 Views

Hi,

I am experiencing an issue with the altera_eth_1588_tod IP (for Arria 10 - 10AX115S2F45I1SG) when providing it with a 156.25 MHz clock.

To test its accuracy, I implemented a counter and counted 156,250,000 / 2 clock ticks. I then triggered Signal Tap to observe the TOD integer values. However, instead of the expected 0.5-second duration, I noticed a deviation of approximately 480 ns.

The IP is taken from the example design, and I have not modified its configuration. It appears to be correctly set up, but I may be missing something—I'd appreciate your guidance.

To verify, I performed the same test using the altera_eth_1588_tod IP configured for a 125 MHz clock, and in that case, the results were precise.

Are you aware of any known issues with this IP when operating at 156.25 MHz?

I have attached my IP configuration for your reference.

Looking forward to your insights.

Best regards,

Evyatar. 

Labels (1)
0 Kudos
3 Replies
evyatar
Beginner
312 Views

please note that I added a little modification to the attached qsys file, since without this change I couldn't upload the file.

 

0 Kudos
paveetirrasrie_Intel
154 Views

Hi Evyatar,


Good day to you.

May I know which quartus version you're working with?

I do find a known issue on TOD latency. Kindly let me know if it helps.

But the issue have been resolved Quartus version 18.0 onwards. If you're using the latest version, this shouldn't be related.


Kindly let me know if it answer your query else I'll debug further on this.


Regards,

Pavee


0 Kudos
evyatar
Beginner
134 Views

Hi Pavee,

I'm using quartus prime version 21.0 build 842 10.21.2021 sj standard edition

thanks for your help

0 Kudos
Reply