FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP

altgx_reconfig

Altera_Forum
Honored Contributor II
986 Views

Hi there, 

 

I am working with a CPRI_IP v11.1 in Quartus II 11.1 SP1. 

 

I have a working master (REC) configured CPRI block and I am currently working on the slave end. 

 

The signals I used while working on the Master block were: 

 

reconfig_togxb_m[3:0] 

reconfig_fromgxb_m[16:0] 

reconfig_clk 

reconfig_busy 

 

which easily port map to the ALTGX_RECONFIG megawizard block which has the same signals: 

 

reconfig_togxb_m[3:0] 

reconfig_fromgxb_m[16:0] 

reconfig_clk 

reconfig_busy 

 

 

But now that I am working with RE configured CPRI block, the signals I need to deal with are: 

 

reconfig_togxb_s_tx[3:0] 

reconfig_togxb_s_rx[3:0] 

reconfig_fromgxb_s_tx[16:0] 

reconfig_fromgxb_s_rx[16:0] 

reconfig_busy 

reconfig_clk 

 

Whats the best way to implement ALTGX_RECONFIG block in a slave mode. Do I need to have 2 reconfig blocks? Any help will be great thanks. 

 

Sharma
0 Kudos
0 Replies
Reply