FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

stratix IV on DE4

PLL's error on ARRIA II GX

Simulation Alpha Blending Mixer IP core

64 bit DMA for memory to custom component only transfers 32 bit!

Stritix IV + DDR3 controller write unstable

DDR3 controller issue

Pin Assignment Error

SDRAM Memory Controller

SerDes GX module doesn't see the GX clocking signal

PCI Compiler design

pci_t32 core & DMA

half-band filter

ALTPLL for SDRAM

Enabling User-controlled Refresh for ALTMEMPHY in MegaWizard Plug-in Manger

IP core hardware timeout

Featured Content

Tone Mapping Operator IP Malfunctioning

Unable to simulate DDR3 controller

AGILEX 5E : GTS AXI IP PCI Express : What is the mapping of the PCIe Header on _tuser_hdr[255:0]

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)