FPGA Intellectual Property

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.

FPGA Intellectual Property

Discussions

local_size of DDR2 HPC

DDR2 read performance issue

pcie megawizard

TSE MAC catatonic

What would be a good architecuture

FFT length doesn't correspond to output? DSP builder

PCI NIC card

alpha values for alpha blending mixer

help: DDR2 controller is unstable

ip compiler for pci-express user guide

help：DDR2 problem

Device Does Not Show in Signal Compiler

problems about filter design using fir compiler v9.1

Opencores MAC not functional with v11 tools

HPC II DDR2 problem

Featured Content

dynamic configuration issue of fpll from arria 10

AGILEX 5E : GTS AXI IP PCI Express : What is the mapping of the PCIe Header on _tuser_hdr[255:0]

ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)

Re: ALTPLL dynamic phase shift: c0/c1 shift in opposite directions; c2 does not shift (Stratix IV)