- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Dear Sir,
I am using 10G PHY hard ipcore. I am not changing the reconfiguration of 10G PHY IP core dynamically. So can I use 10G hard ip core without transceiver reconfiguration controller in Stratix V GX and Arria10 FPGAs. Can you reply me regarding this. with regards, y v subba raoLink Copied
1 Reply
- Mark as New
- Bookmark
- Subscribe
- Mute
- Subscribe to RSS Feed
- Permalink
- Report Inappropriate Content
Transceiver reconfiguration controller IP does calibration as well. So you should connect a transceiver reconfiguration contorller to your Straitx V PHY IP cores. Otherwise, your PLLs/buffers won't work.
For Arria 10, a reconfiguration controller is in PHY IP core. You don't need separated IP cores. One important note is that Reconfig_clk_clock of Straitx V transceiver reconfiguration controller and CLKUSR of Arria 10 devices must be in operation when the FPGA turned on. You may refer to Pin Connection Guidelines for your device.
Reply
Topic Options
- Subscribe to RSS Feed
- Mark Topic as New
- Mark Topic as Read
- Float this Topic for Current User
- Bookmark
- Subscribe
- Printer Friendly Page