FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5990 Discussions

can SGDMA be controlled by FPGA logic?

Honored Contributor II

Dear all,  


Can SGDMA be controlled by FPGA logic without any C program from Nios II if we only use it to transfer data between on-chip memory and off-chip memory (DDR2 SDRAM)? 


If so, how to do that more easier and efficient? What steps need be done? Anyone has examples/documents? 


Thank you very much!
0 Kudos
2 Replies
Honored Contributor II

You can. 

NIOS does not have a special role, it's just yet another Avalon-MM master. 


You can use whatever you want to control SGDMA. All you need is to make your logic an Avalon-MM master which writes the proper values into the SGDMA configuration registers. 


So, basically, we're talking about a some kind of state machine. 

That said, slapping in NIOS II/e core and a small C program should be simpler.
Honored Contributor II

I agree, it's possible but processors are normally more appropriate for control plane type stuff like this.