FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.

component editor

Altera_Forum
Honored Contributor II
746 Views

I create a new component ,which has four clocks.The SOPC Builder give a error:Module has too many unassociated clocks.only one unassociated clock is allowed. 

How can I deal with it? 

Thank you!
0 Kudos
2 Replies
Altera_Forum
Honored Contributor II
68 Views

how about... 

 

make one clock as main signal. 

and make others as conduit end. 

so giving clocks from outside of SOPC builder. 

 

how about that?
Altera_Forum
Honored Contributor II
68 Views

It's OK,thank you!

Reply