FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5748 Discussions

ddr3 uniphy - memory initialization prob.

Altera_Forum
Honored Contributor I
774 Views

Hi, 

I am using altera's ddr3 uniphy controller and trying to clear the ddr3 memory content to all '0' before performing memory read and write in my simulation. 

Is there any quick way to do so?  

 

Is the option of turning off "Skip Memory Initialization Delays" in ddr3 uniphy megacore used to initialize the entire memory?  

How can I guarantee that after controller's calibration, the ddr3 memory contents are all cleared? 

 

Many thanks, 

Xin
0 Kudos
1 Reply
Altera_Forum
Honored Contributor I
50 Views

it seems that calibration does not affect contents in memory. 

you can directly change the content in your ddr model.
Reply