FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
FPGA community forums and blogs on community.intel.com are migrating to the new Altera Community and are read-only. For urgent support needs during this transition, please visit the FPGA Design Resources page or contact an Altera Authorized Distributor.
6673 Discussions

ddr3 uniphy - memory initialization prob.

Altera_Forum
Honored Contributor II
1,120 Views

Hi, 

I am using altera's ddr3 uniphy controller and trying to clear the ddr3 memory content to all '0' before performing memory read and write in my simulation. 

Is there any quick way to do so?  

 

Is the option of turning off "Skip Memory Initialization Delays" in ddr3 uniphy megacore used to initialize the entire memory?  

How can I guarantee that after controller's calibration, the ddr3 memory contents are all cleared? 

 

Many thanks, 

Xin
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
396 Views

it seems that calibration does not affect contents in memory. 

you can directly change the content in your ddr model.
0 Kudos
Reply