FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5875 Discussions

do we have 10ge with 1GE/10GE multi-rate ethernet phy example design

BQi
Beginner
223 Views

what we need is the MAC+PHY whole ref design

0 Kudos
6 Replies
BQi
Beginner
169 Views

10GE(1GE/10GE MAC) and 1GE/10GE multi-rate ethernet phy example design

BQi
Beginner
169 Views

just like Figure 5. Architecture of 2.5G, 1G/2.5G, 10M/100M/1G/2.5G, 1G/2.5G/10G, 10M/100M/1G/2.5G/10G (MGBASE-T) Configuration

in document 1/2.5/100G Multi-rate Ethernet PHY Intel® Stratix® 10 FPGA IP User Guide

Deshi_Intel
Moderator
169 Views

HI,

 

The reference design can be generated insides low latency 10G MAC IP directly. The reference design will contains both MAC + PHY IP together.

 

You can also refer to below design example doc as reference.

 

Thanks.

 

Regards,

dlim

BQi
Beginner
169 Views
Which page? I can not find the reference design has both 1GE/10GE support.
Deshi_Intel
Moderator
169 Views

HI,

 

The reference design is mostly build up based on Multirate PHY IP. It may switch more than just 1G <=> 10G.

 

For example, you can refer to chapter 3 (page 22) or chapter 5 (page 43) reference design.

 

Thanks.

 

Regards,

dlim

Deshi_Intel
Moderator
169 Views

HI,

 

I hope I have clarified your doubt.

 

For now, I am setting this case to closure.

 

Thanks.

 

Regards,

dlim

Reply