FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

e-tile native phy is not ok when simulation by questasim

jzhao59
Beginner
328 Views

i generate an e-tile native phy without reconfiguraion port and do the simulation, reset signal is asserted for 1us and deasserted, after this the phy is still in reset status and no tx/rx_ready asserted, i try to look for the reason and find that tx/rx_pma_ready is always zero. so how to let tx/rx_pma_ready asserted and complete the reset process? i find the user guide uses avmm interface to configure the PMA for calibration, i don't know the detailed process of this; if i use the phy without configuration port, how to complete the reset process? is the reset signal is not available for pma reset?

0 Kudos
1 Reply
Deshi_Intel
Moderator
92 Views

HI,

 

It probably take longer time for the transceiver channel to be ready in sim environment.

 

For instance, I found out below S10 Etile transceiver sim example design that need to run for 400us in Modelsim.

 

Anyway, feel free to check out the sim example design to learn more about the Etile transceiver behavior.

 

Thanks.

 

Regards,

dlim

 

Reply