FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
6355 Discussions

ebfm_barrd_wait seems to stall

Altera_Forum
Honored Contributor II
‎09-28-2010 11:18 PM
895 Views

Hi All, 

 

I downloaded the PCIe demo PCIe_DDR2_ref_dgn_arria2gx.qar; it seems to work well and the documentation is quite good. 

 

However, when I try to run the testbench in altpcietb_bfm_driver_chaining.v, it seems to get stuck in ebfm_barrd_wait. Basically, it sits waiting for an acknowledgement from the DDR memory, which doesn't seem to come back. 

 

I'm just running the testbench out of the box, in Altera's modelsim. Any thoughts on this? I can give more specific info if you think you can help.
0 Kudos

Link Copied

1 Reply
Altera_Forum
Honored Contributor II
‎09-29-2010 09:11 PM
142 Views

Hi Again, 

 

I think I know what's going on now, it appears that in the simulation it takes about 300us to initialize RAM, through the DDR2 controller; but the simulation testbench assumed only a 300ns time. Is there anyway to modify the simulation DDR2 controller or set some global defines to speed up the DDR2 initialization process? I have read through some Altera documents that you should be able to, but I'm not sure how to set it up directly in my design.
0 Kudos
Copy link
Reply

Community support is provided during standard business hours (Monday to Friday 7AM - 5PM PST). Other contact methods are available here.

Intel does not verify all solutions, including but not limited to any file transfers that may appear in this community. Accordingly, Intel disclaims all express and implied warranties, including without limitation, the implied warranties of merchantability, fitness for a particular purpose, and non-infringement, as well as any warranty arising from course of performance, course of dealing, or usage in trade.

For more complete information about compiler optimizations, see our Optimization Notice.