FPGA Intellectual Property
PCI Express*, Networking and Connectivity, Memory Interfaces, DSP IP, and Video IP
Announcements
Intel Support hours are Monday-Fridays, 8am-5pm PST, except Holidays. Thanks to our community members who provide support during our down time or before we get to your questions. We appreciate you!

Need Forum Guidance? Click here
Search our FPGA Knowledge Articles here.
5886 Discussions

encrypt new generated qsys IP

Altera_Forum
Honored Contributor II
848 Views

Hello Everyone, 

 

Can we create enrypted Qsys custom IP?  

I mean recipient can use the Custom IP and can able to change the parameters but should not able to see the HDL Files.  

or  

Can we encrypt newly generated Qsys IP HDL Synthesis files?  

 

Please help.. 

Thanks!
0 Kudos
1 Reply
Altera_Forum
Honored Contributor II
75 Views

yes, please contact Altera or your local distributor for some documentation about that. (You need to sign a NDA I guess) 

 

Then you are able to encrypt the source-files (VHDL, Verilog, etc.) from your custom-IP and generate keys for that.
Reply